Article Categories
- All Categories
-
Data Structure
-
Networking
-
RDBMS
-
Operating System
-
Java
-
MS Excel
-
iOS
-
HTML
-
CSS
-
Android
-
Python
-
C Programming
-
C++
-
C#
-
MongoDB
-
MySQL
-
Javascript
-
PHP
-
Economics & Finance
Network Articles
Page 61 of 66
What are the layouts of Shelving Buffers?
Shelving buffers have three major aspects such as the type and capacity of the buffers used and the number of their read and write ports, as shown in the figure.Types of shelving buffersThere are two generic types of shelving buffers such as standalone shelving buffers and combined buffers which are used for shelving, renaming, and reordering as shown in the figure.In most cases shelving buffers are implemented as standalone shelving buffers, that is, buffers that are utilized particularly for shelving. This type of shelving buffer is usually designated reservation stations. In the superscalar processor, reservation stations are executed using three ...
Read MoreWhat is the design space of the Issue Rate?
A superscalar processor is created to produce an execution rate of more than one instruction per clock cycle for a single sequential program. Superscalar processor design generally defines a set of techniques that enable the central processing unit (CPU) of a computer to obtain a throughput of more than one instruction per cycle while implementing a single sequential program.The concept of the superscalar issue was first developed as early as 1970 (Tjaden and Flynn, 1970). It was later reformulated more precisely in the 1980s (Torng, 1982, Acosta et al, 1986).The function of superscalar processing is the superscalar instruction issue. A ...
Read MoreWhat are the Instruction issue policies of the superscalar processor?
The following methods used in instruction issue policies such as the scalar processors, superscalar processors, and the broad picture covering both. While considering the most frequently used issue policies, it can reduce the design space of instruction issues by ignoring less important aspects.First, for both scalar and superscalar processors, it can avoid issue order, because most processors employ an in-order issue. Moreover, it can discard issue alignment in the case of scalar and superscalar processors that make use of shelving.While considering instruction issue policies for scalar processors, it should be treated the three basic issue aspects such as whether to ...
Read MoreWhat are the types of issue blockages in computer architecture?
The handling of issue blockages can be broken into two types as displayed in the figure. The first aspect called preserving issue order specifies whether a dependent instruction blocks the issue of subsequent independent instructions in the issue window. The second aspect is the alignment of instruction issue. It decides whether a fixed or gliding issue window is used.As shown in the figure, if a dependent instruction such as instruction b, blocks the issues of all subsequent instructions until the dependency is resolved, the issue order is known as ‘in-order’.However, restricting subsequent independent instructions from the issue can extremely disrupt ...
Read MoreWhat is the design space of Issue Policies?
Superscalar instruction issue is the most sensitive task of superscalar operation. The issue policy determines how dependencies are managed during the issue process. The issue rate defines the maximum number of instructions a superscalar processor can issue in each cycle.The design space of issue policy is complex. As shown in the figure, it consists of four major aspects. The first two define how false data and unresolved control dependencies are coped with during instruction issues. In both cases, the design options are to prevent them during instruction issues by using register renaming and speculative branch processing.The third condition decides whether ...
Read MoreWhat is Parallel Decoding in Computer Architecture?
A scalar processor has to decode only a single instruction in each cycle as shown in the figure. In addition, a pipelined processor has to check for dependencies to decide whether this instruction can be issued or not. In comparison, a superscalar processor has to perform a much more complex task.As shown in the figure, it has to decode multiple instructions, say four, in a single clock cycle. It also needs to check for dependencies from two perspectives: First, whether the instructions to be issued are dependent on the instructions currently in execution. Second, whether there are dependencies among the ...
Read MoreWhat are the key elements of Superscalar Processor?
Superscalar processing can be broken down into several particular tasks, which is shown in the figure. Superscalar processors can issue multiple instructions per cycle, the first task certainly is parallel decoding.Decoding in superscalar processors is a significantly more complex task than in the case of scalar processors and evolves into even more sophisticated as the issue rate improves.Higher issue rates can immensely extend the decoding cycle or can provide growth to various decoding cycles unless decoding is increased. An increasing technique of improvement is pre-decoding.This is partial decoding implemented in advance of typical decoding, while instructions are loaded into the ...
Read MoreWhat is Computer Architecture as a Multilevel Hierarchical Framework?
The concrete architecture at a given level is normally defined in the phrase of its components. Hence, the description of the concrete architecture at a given level is based on the abstract architectures of its components.As an effect, the concrete architecture at a specific level is a description at a higher abstraction level than the corresponding abstract architecture at the subsequent lower level.Thus, we can define that the sequence of theory of concrete and abstract architectures at successive levels yields a description framework at following higher levels of abstraction.Therefore, the three-level architecture description design considered, with independent concrete and abstract ...
Read MoreWhat are the interpretations of the theory of computer architecture?
It can interpret the theory of computer architecture at several levels of rising abstraction. At each level, the architecture will be represented by declaring the underlying computational model, the functional specification, and the actual implementation. Therefore, the interpretation covers three elements including the underlying computational model, the level of consideration, and the scope of interest, as displayed in the figure.First, it can overview the underlying computational model. Several years in the past, the term ‘computer architecture’ was inherently interpreted as a von Neumann architecture.Subsequently, when novel architectures that depend on a model of computation other than the von Neumann model ...
Read MoreWhat is Von-Neumann Model?
Von Neumann’s model is composed of three specific components (or sub-systems) including a central processing unit (CPU), memory, and input/output (I/O) interfaces. The figure defines one of the various possible methods of interconnecting these components.CPU − CPU can be regarded as the soul of the computing system, includes three main components: the control unit (CU), one or more arithmetic logic units (ALUs), and multiple registers. The control unit decide the order in which instructions should be implemented and controls the retrieval of the useful operands. It defines the instructions of the machine.The execution of each instruction is persistent by a ...
Read More