- Trending Categories
Data Structure
Networking
RDBMS
Operating System
Java
iOS
HTML
CSS
Android
Python
C Programming
C++
C#
MongoDB
MySQL
Javascript
PHP
- Selected Reading
- UPSC IAS Exams Notes
- Developer's Best Practices
- Questions and Answers
- Effective Resume Writing
- HR Interview Questions
- Computer Glossary
- Who is Who
Interrupt mask register in 8259
It stores the levels of interrupts to be masked by means of storing the bits of the interrupt level already masked. It differs from other registers by means of only masking of the bits. Other processes remained intact. Let’s take for the assumption that the requests to the IR4 AND IR6 should not be an interrupt to the processor which can be well achieved by setting the bits of IMR to 1. The IMR is written by OCW1 command. The processor here also has the capability to read the contents of the IMRregister. To complete this task, the processor has to read the high port of 8259.
Fig:8259 interfaced along with 8085 processor
Updated on 26-Jun-2020 10:58:17
- Related Questions & Answers
- Interrupt request register in 8259
- Slave register in 8259
- In-service register in 8259
- Registers used in 8259
- Architecture of 8259
- Pins of 8259
- 8259 PIC Microprocessor
- Interrupt handing in 8051
- Interrupt structure in Z-80
- Trap interrupt pin in 8085
- Programming the 8259 with slaves
- Interrupt structure of 8051
- Interrupt-driven data transfer in 8085
- Overview of the working of 8259
- Programming the 8259 with no slaves
Advertisements