- Trending Categories
Data Structure
Networking
RDBMS
Operating System
Java
MS Excel
iOS
HTML
CSS
Android
Python
C Programming
C++
C#
MongoDB
MySQL
Javascript
PHP
Physics
Chemistry
Biology
Mathematics
English
Economics
Psychology
Social Studies
Fashion Studies
Legal Studies
- Selected Reading
- UPSC IAS Exams Notes
- Developer's Best Practices
- Questions and Answers
- Effective Resume Writing
- HR Interview Questions
- Computer Glossary
- Who is Who
Trap interrupt pin in 8085
A non-maskable interrupt is a Trap Interrupt which implies that whenever this pin gets activated, the 8085 always gets interrupted even if the state of 8085 is in DI. The input of Trap input is level sensitive and edge sensitive. Hence the Trap line always makes a transition from 0 to 1, and remains in state 1 until the end of the execution of an instruction for the interruption of 8085.
A vectored-interrupt in 8085 is a TRAP. The starting address of 8085 is known by itself the of the ISS as 4.5 * 8 = 0024H. Hence we name the TRAP pin equivalently as RST 4.5. It is referred as trap by INTEL. Non-maskable interrupt is TRAP whereas maskable is interrupt. At location 4.5 * 8, we do not have the ISS. As an example, in the ALS kit we have instruction JMP 0182H in the 3 bytes starting at 4.5 * 8 = 0024H.
- Related Articles
- RST7.5 pin in 8085
- ALE pin in 8085 Microprocessor
- Interrupt-driven data transfer in 8085
- IO/M* PIN in 8085 Microprocessor
- Pin details and its address range in 8085 Microprocessor
- Action taken by 8085 when INTR pin is activated
- Interrupt handing in 8051
- Interrupt structure in Z-80
- Interrupt request register in 8259
- Interrupt mask register in 8259
- Interrupt structure of 8051
- Pin description of 6800
- Pin diagram of 8212
- How to Make a Wasp Trap?
- Difference Between Interrupt and Polling in OS
