Article Categories
- All Categories
-
Data Structure
-
Networking
-
RDBMS
-
Operating System
-
Java
-
MS Excel
-
iOS
-
HTML
-
CSS
-
Android
-
Python
-
C Programming
-
C++
-
C#
-
MongoDB
-
MySQL
-
Javascript
-
PHP
-
Economics & Finance
Network Articles
Page 54 of 66
What is System Buses?
A bus is a set of wires. The elements of the computer are linked to the buses. It can transfer data from one element to another, the source element outputs data onto the bus. The destination element then inputs this information from the bus. As the complexity of a computer system improves, it becomes more effective (in methods of minimizing connections) at using buses instead of a direct connection between each pair of devices.Buses use less area on a circuit board and need less power than a huge number of direct connections. It can also need fewer pins on the ...
Read MoreWhat is Magnetic Tape?
Magnetic tape transport includes the robotic, mechanical, and electronic components to support the methods and control structure for a magnetic tape unit. The tape is a layer of plastic coated with a magnetic documentation medium.Magnetic tapes are used in most organizations to save data files. Magnetic tapes use a read-write mechanism. The read-write mechanism defines writing data on or reading data from a magnetic tape. The tapes sequentially save the data manner. In this sequential processing, the device should start searching at the starting and check each record until the desired information is available.Magnetic tape is the low-cost average for ...
Read MoreWhat are Magnetic Disks?
A magnetic disk is a storage device that can be assumed as the shape of a Gramophone record. This disk is coated on both sides with a thin film of Magnetic material. This magnetic material has the property that it can store either ‘1’ or ‘0] permanently. The magnetic material has square loop hysteresis (curve) which can remain in one out of two possible directions which correspond to binary ‘1’ or ‘0’. Bits are saved in the magnetized surface in marks along concentric circles known as tracks. The tracks are frequently divided into areas known as sectors.In this system, the ...
Read MoreWhat are the basic components of the memory management unit in computer architecture?
In a multiprogramming system, the main memory is broken into two parts as one part for the operating system (resident monitor) ad one part for the program currently being implemented. In a multiprogramming system, the “user” part of memory is divided to contain various processes. The task of the subdivision is carried out dynamically by the operating framework and is called memory management.Address spaces − The Pentium-II contains hardware for both segmentation and paging. Both mechanisms can be disabled, enabling the user to select from the definite aspect of memory −Unsegmented unpaged memory − In this case, the virtual address ...
Read MoreWhat is the difference between Latch and Flip-Flops in computer architecture?
LatchA latch is a device with particularly two stable states and these states are high-output and low-output. A latch has a feedback direction, to maintain the data. Latches can be memory devices and can save one bit of information. It is used to “latch onto” data and save it in the required area. One of the most generally used latches is the SR latch.An SR latch is an asynchronous device. An SR latch does not rely upon control signals but relies only on the state of the S and R inputs. An SR latch can be generated by interlinking two ...
Read MoreWhat are semiconductor-based ROM memories in computer architecture?
Classic mask-programmed ROM chips are joined circuits that physically encode the information to be saved, and therefore it is inaccessible to modify their contents after fabrication. Several methods of non-volatile solid-state memory allow some degree of modification −Programmable read-only memory (PROM) − It is a one-time programmable ROM (OTP) and can be written to or programmed through a unique device known as a PROM programmer. This device uses high voltages to permanently damage or generate internal connections (fuses or anti-fuses) inside the chip.Erasable Programmable read-only memory (EPROM) − It can be erased by hazard to powerful ultraviolet light (generally for ...
Read MoreWhat is Convex Exemplar in computer architecture?
Convex was the first device produce to commercialize a CC-NUMA machine, known as the SPP1000. SPP represents a Scalable Parallel Processor. The goals of the SPP Exemplar series are to make a family of high-implementation computers where the multiple processors can simply range from 10 to 1000 and the peak implementation would arrive at the TeraFLOPS.The node of the SP1000 is symmetric multiprocessors, called hyper nodes. Each hypernode includes four functional blocks and an I/O subsystem. Each functional block includes two CPUs (HP PA-RISCs) sending an individual CPU agent, and a memory unit influencing hypernode private memory data, global memory ...
Read MoreWhat is the structure of Wisconsin Multicube in computer architecture?
The Wisconsin multicube architecture employs row and column buses constructing a two-dimensional grid structure as shown in the figure. The three-dimensional generalization will appear in a cube structure.It can describe the cache coherence protocol of the Wisconsin multicube architecture, the following definitions must be given −Possible state of blocks in memoriesUnmodified − The value in the main memory is correct and it can have several correct cache copies.Modified − The value in the main memory is stale and there exists exactly one correct cache copy.Possible state of blocks in cachesData blocks in a particular cache can have three different local ...
Read MoreWhat is design space of software-based protocols in computer architecture?
Software-based approaches define a good and competitive concession because they need virtually negligible hardware support and they can lead to a similarly limited number of invalidation failures as the hardware-based protocols. All the software-based protocols depend on compiler support. The design space of software-based protocols is shown in the figure.The simplest method is indiscriminate invalidation in which the total cache is invalidated at the end of each programming method. This scheme needs a single hardware structure for passing on or off and invalidating the cache.Selective invalidation schemes can be classified as per the generation of programs methods −The critical method ...
Read MoreWhat is Scalable Coherent Interface?
The Scalable Coherent Interface (IEEE P1596) is establishing an interface standard for very high-implementation multiprocessors. It can be providing a cache-coherent-memory model extensible to systems with up to 64K nodes. This Scalable Coherent Interface (SCI) will amount to a peak bandwidth per node of 1 GigaByte/second.The major purpose of the SCI standard is to provide a memory-address-based, cache-coherent communication scheme for creating scalable parallel machines with a large number of processors. The SCI coherency protocol supports a scalable linked list design of distributed directories.The cache mechanism ensures a simultaneously linked list of modifications by all the processors in a shared ...
Read More