- Trending Categories
Data Structure
Networking
RDBMS
Operating System
Java
iOS
HTML
CSS
Android
Python
C Programming
C++
C#
MongoDB
MySQL
Javascript
PHP
- Selected Reading
- UPSC IAS Exams Notes
- Developer's Best Practices
- Questions and Answers
- Effective Resume Writing
- HR Interview Questions
- Computer Glossary
- Who is Who
IO/M* PIN in 8085 Microprocessor
In Intel 8085 microprocessor I/O and memory operation are differentiated by IO/m` status signal.
IO/M` stands for ‘input-output/memory`’. When IO/M` is logic 0, it means that the address sent out by the processor is for addressing a memory location. When IO/M` is logic 1, it means that the address sent out by the processor is for addressing an I/O port.
Fig: Pin diagram of 8085
Let us consider this following example and also the voltage level at IO/M* pin. If we consider instruction MVI E, ABH then it means that ABH will be moved or copied to the register E. And as a result the previous value of E will get over written.
| Address | Hex Codes | Mnemonic | Comment |
|---|---|---|---|
| 2000 | 1E | MVIE, ABH | E ← ABH |
| 2001 | AB | ABH as operand |
This instruction will have seven T-states as shown below.
Summary − So this instruction MVI E, ABH requires 2-Bytes, 2-Machine Cycles Opcode Fetch and Memory Read) and 7 T-States for execution as shown in the timing diagram.
- Related Questions & Answers
- ALE pin in 8085 Microprocessor
- Pin details and its address range in 8085 Microprocessor
- Instruction type MOV r, M in 8085 Microprocessor
- Instruction type MOV M, r in 8085 Microprocessor
- Instruction type MVI M, d8 in 8085 Microprocessor
- RST7.5 pin in 8085
- Trap interrupt pin in 8085
- Pin diagram of 8086 microprocessor
- Microprocessor 8085 Architecture
- Addressing modes of 8085 in 8085 Microprocessor
- Registers of 8085 Microprocessor
- DAA instruction in 8085 Microprocessor
- Prompt mode in 8085 Microprocessor
- Command mode in 8085 Microprocessor
- Flags register in 8085 Microprocessor