- Trending Categories
Data Structure
Networking
RDBMS
Operating System
Java
MS Excel
iOS
HTML
CSS
Android
Python
C Programming
C++
C#
MongoDB
MySQL
Javascript
PHP
Physics
Chemistry
Biology
Mathematics
English
Economics
Psychology
Social Studies
Fashion Studies
Legal Studies
- Selected Reading
- UPSC IAS Exams Notes
- Developer's Best Practices
- Questions and Answers
- Effective Resume Writing
- HR Interview Questions
- Computer Glossary
- Who is Who
Instruction type STA a16 in 8085 Microprocessor
In 8085 Instruction set, STA is a mnemonic that stands for STore Accumulator contents in memory. In this instruction,Accumulator8-bit content will be stored to a memory location whose 16-bit address is indicated in the instruction as a16. This instruction uses absolute addressing for specifying the destination. This instruction occupies 3-Bytes of memory. First Byte is required for the opcode, and next successive 2-Bytes provide the 16-bit address divided into 8-bits each consecutively.
Mnemonics, Operand | Opcode(in HEX) | Bytes |
---|---|---|
STA Address | 32 | 3 |
Let us consider STA 4050H as an example instruction of this type. It is a 3-Byte instruction. The first Byte will contain the opcode hex value 32H. As in 8085 assembly language coding supports low order Byte of the address should be mentioned at first then the high order Byte of the address should be mentioned next. So next Byte in memory will hold 50H and after that 40H will be kept in the last third Byte. Let us suppose the initial content of Accumulator is ABH and initial content of memory location 4050H is CDH. So after execution, Accumulator content will remain as ABH and 4050H location’s content will become ABH replacing its previous content CDH. The content tracing of this instruction has been shown below −
Before | After | |
---|---|---|
(A) | ABH | ABH |
(4050H) | CDH | ABH |
Address | Hex Codes | Mnemonic | Comment |
---|---|---|---|
2008 | 2A | STA 4050H | Content of the memory location 4050H <- A |
2009 | 50 | Low order Byte of the address | |
200A | 40 | High order Byte of the address |
The timing diagram of this instruction STA 4050H is as follows −

Summary − So this instruction SDA 4050H requires 3-Bytes, 4-Machine Cycles (Opcode Fetch, Memory Read, Memory Read, Memory Write) and 13 T-States for execution as shown in the timing diagram.
- Related Articles
- Instruction type LDA a16 in 8085 Microprocessor
- Instruction type LHLD a16 in 8085 Microprocessor
- Instruction type SHLD a16 in 8085 Microprocessor
- Instruction type CMC in 8085 Microprocessor
- Instruction type STC in 8085 Microprocessor
- Instruction type RLC in 8085 Microprocessor
- Instruction type RAL in 8085 Microprocessor
- Instruction type RRC in 8085 Microprocessor
- Instruction type RAR in 8085 Microprocessor
- Instruction type SPHL in 8085 Microprocessor
- Instruction type XTHL in 8085 Microprocessor
- Instruction type NOP in 8085 Microprocessor
- Instruction type XCHG in 8085 Microprocessor
- Instruction type INR R in 8085 Microprocessor
- Instruction type ADC R in 8085 Microprocessor
