Article Categories
- All Categories
-
Data Structure
-
Networking
-
RDBMS
-
Operating System
-
Java
-
MS Excel
-
iOS
-
HTML
-
CSS
-
Android
-
Python
-
C Programming
-
C++
-
C#
-
MongoDB
-
MySQL
-
Javascript
-
PHP
-
Economics & Finance
Computer Science Articles
Page 29 of 53
What is the difference between Latch and Flip-Flops in computer architecture?
LatchA latch is a device with particularly two stable states and these states are high-output and low-output. A latch has a feedback direction, to maintain the data. Latches can be memory devices and can save one bit of information. It is used to “latch onto” data and save it in the required area. One of the most generally used latches is the SR latch.An SR latch is an asynchronous device. An SR latch does not rely upon control signals but relies only on the state of the S and R inputs. An SR latch can be generated by interlinking two ...
Read MoreWhat are semiconductor-based ROM memories in computer architecture?
Classic mask-programmed ROM chips are joined circuits that physically encode the information to be saved, and therefore it is inaccessible to modify their contents after fabrication. Several methods of non-volatile solid-state memory allow some degree of modification −Programmable read-only memory (PROM) − It is a one-time programmable ROM (OTP) and can be written to or programmed through a unique device known as a PROM programmer. This device uses high voltages to permanently damage or generate internal connections (fuses or anti-fuses) inside the chip.Erasable Programmable read-only memory (EPROM) − It can be erased by hazard to powerful ultraviolet light (generally for ...
Read MoreWhat is Convex Exemplar in computer architecture?
Convex was the first device produce to commercialize a CC-NUMA machine, known as the SPP1000. SPP represents a Scalable Parallel Processor. The goals of the SPP Exemplar series are to make a family of high-implementation computers where the multiple processors can simply range from 10 to 1000 and the peak implementation would arrive at the TeraFLOPS.The node of the SP1000 is symmetric multiprocessors, called hyper nodes. Each hypernode includes four functional blocks and an I/O subsystem. Each functional block includes two CPUs (HP PA-RISCs) sending an individual CPU agent, and a memory unit influencing hypernode private memory data, global memory ...
Read MoreWhat is the structure of Wisconsin Multicube in computer architecture?
The Wisconsin multicube architecture employs row and column buses constructing a two-dimensional grid structure as shown in the figure. The three-dimensional generalization will appear in a cube structure.It can describe the cache coherence protocol of the Wisconsin multicube architecture, the following definitions must be given −Possible state of blocks in memoriesUnmodified − The value in the main memory is correct and it can have several correct cache copies.Modified − The value in the main memory is stale and there exists exactly one correct cache copy.Possible state of blocks in cachesData blocks in a particular cache can have three different local ...
Read MoreWhat is design space of software-based protocols in computer architecture?
Software-based approaches define a good and competitive concession because they need virtually negligible hardware support and they can lead to a similarly limited number of invalidation failures as the hardware-based protocols. All the software-based protocols depend on compiler support. The design space of software-based protocols is shown in the figure.The simplest method is indiscriminate invalidation in which the total cache is invalidated at the end of each programming method. This scheme needs a single hardware structure for passing on or off and invalidating the cache.Selective invalidation schemes can be classified as per the generation of programs methods −The critical method ...
Read MoreWhat is Scalable Coherent Interface?
The Scalable Coherent Interface (IEEE P1596) is establishing an interface standard for very high-implementation multiprocessors. It can be providing a cache-coherent-memory model extensible to systems with up to 64K nodes. This Scalable Coherent Interface (SCI) will amount to a peak bandwidth per node of 1 GigaByte/second.The major purpose of the SCI standard is to provide a memory-address-based, cache-coherent communication scheme for creating scalable parallel machines with a large number of processors. The SCI coherency protocol supports a scalable linked list design of distributed directories.The cache mechanism ensures a simultaneously linked list of modifications by all the processors in a shared ...
Read MoreWhat are Directory Schemes?
Directory schemes selectively send consistency commands only to those caches where the valid copy of the shared data block is stored. A directory entry must be associated with each data block. The directory entry consists of a set of pointers to the caches holding a valid copy of the block. A dirty bit specifies if any of the holding caches has the right to update the associated block of data.Three main methods that can be well-known in the recognition of directory schemes are as follows −Full map directory schemeIn the full-map directory scheme, each directory entry consists of as many ...
Read MoreWhat are snoopy cache protocols in computer architecture?
Snoopy cache protocols are very popular in shared bus multiprocessors due to their relative simplicity. They have both write-update and write-invalidate policy versions. Write-invalidate snoopy cache protocols resemble this protocol in many ways and therefore are also easy to understand after studying a write-update protocol.The definition of transmission routes of commands can be omitted in snoopy cache protocols since the commands are uniformly broadcasted on the shared bus. The protocol applies both the write-back and the write-through update policies. The former is used for private blocks, the latter for shared blocks.The description of possible states of blocks in caches. It ...
Read MoreWhat is design space of hardware-based cache coherence protocols?
Hardware-based protocols support general solutions to the issues of cache coherence without any condition on the cachability of data. Hardware-based protocols can be classified as follows −Memory update policy − There are two types of memory update policy are used in multiprocessors. The write-through policy maintains consistency between the main memory and caches; that is when a block is updated in one of the caches it is immediately updated in memory, too. The write-back policy permits the memory to be temporarily inconsistent with the most recently updated cached block.The application of the write-through policy leads to unnecessary traffic on the ...
Read MoreWhat are the techniques to avoid hotspots in computer architecture?
In multistage network-based shared memory systems, thousands of processors can try for a similar memory location. This location is called a hotspot and can significantly enlarge latency in the interconnection network. When two processors attempt to access the same memory location, their message will conflict in one of the switches no matter which interconnection network is used (crossbar or multistage). They come at two multiple inputs to the switch but need to exit at the equivalent output.Queuing Network temporarily influences the second message in the switch by using a queue store able to hold a short number of messages. Despite ...
Read More