Article Categories
- All Categories
-
Data Structure
-
Networking
-
RDBMS
-
Operating System
-
Java
-
MS Excel
-
iOS
-
HTML
-
CSS
-
Android
-
Python
-
C Programming
-
C++
-
C#
-
MongoDB
-
MySQL
-
Javascript
-
PHP
-
Economics & Finance
Articles on Trending Technologies
Technical articles with clear explanations and examples
What is Strobe Control?
The strobe control technique of asynchronous data transfer operates a single control line to time each transfer. The strobe can be activated by either the source or the destination unit. The diagram shows a source-initiated transfer.The data bus gives the binary data from the source unit to the destination unit. Generally, the bus has multiple lines to transfer a unified byte or word. The strobe is a single line that instructs the destination unit when an accurate data word is accessible in the bus.As displayed in the timing diagram of figure (b), the source unit first places the data on ...
Read MoreWhat is Asynchronous Data Transfer in Computer Architecture?
In this transmission, signals are sent between the computers and external systems or vice versa asynchronously. This generally defines data that is sent at infrequent intervals instead of in a steady stream, which represents that the first element of the execute file might not ever be the first to be transmitted and enter at the destination.There are different elements of the execute data that are sent in multiple intervals, frequently together, but follow several paths approaching the destination. The transfer of asynchronous data doesn’t need the coordination or timing of bits between the two endpoints.The internal operations in a digital ...
Read MoreWhat is the difference between Isolated and memory-mapped I/O?
Isolated I/OIn the isolated I/O configurations, the CPU has definite input and output instructions, and each of these instructions is related to the address of an interface register. When the CPU fetches and decodes the operation code of an input or output instruction, it locates the address related to the instruction into the common address lines.Simultaneously, it enables the I/O read (for input) or I/O write (for output) control line. This instructs the external elements that are connected to the common bus that the address in the address lines is for an interface register and not for a memory word.In ...
Read MoreWhat are the uses of multibyte data organization in computer architecture?
There are two commonly used for organizations for multibyte data such as big-endian and little-endian. In the big-endian format, the most important byte of a value is saved in location X, the following byte in location X + 1, and so on. For example, the hexadecimal value 0102 0304H (H for hexadecimal) would be stored, starting in location 100H, as shown in table (a).Data organization in (a) big endian and (b) little endian formatsMemory AddressData (in hex)10101102021030310404(a)Memory AddressData (in hex)10104102031030210401(b)In little endian, the order is reversed. The smallest significant byte is saved in location X, the next byte in location ...
Read MoreWhat is the configuration of memory subsystem in computer architecture?
There is the following technique for joining memory chips to form a memory subsystem. Two or more chips can be combined to generate a memory with more bits per location. This is done by linking the corresponding address and control signals of the chips and linking their data pins to various bits of the data bus.For example, two 8 x 2 chips can be combined to generate an 8 x 4 memory as displayed in the figure. Both chips get the equal three address inputs from the bus, and the same chip enables and output enables signals.The data chips of ...
Read MoreWhat is internal chip organization in computer architecture?
The internal organization is linear. This chip has three address inputs and two data outputs, and 16 bits of internal storage constructed as eight 2-bit locations. The three address bits are decoded to choose one of the eight locations, but only if the chip enable is active. If CE = 0, the decoder is disabled and no location is selected.The tri-state buffers for that location’s cells are enabled, authorizing data to move to the output buffers. If both CE and OE are set to 1, these buffers are enabled and the data is output from the chip, therefore, the outputs ...
Read MoreWhat are Instruction Cycles in computer architecture?
The instruction cycle is the process a microprocessor goes through to process an instruction. First, the microprocessor fetches or reads, the instruction from the memory. Therefore it decodes the instruction, determining which instruction it has fetched. Finally, it implements the operations required to execute the instruction. Each of these functions including fetch, decode and execute contains a sequence of one or more operations.First, the microprocessor locates the address of the instruction on the address bus. The memory subsystem inputs this address and decodes it to access the desired memory locations. After the microprocessor enables ample time for memory to decode ...
Read MoreWhat is System Buses?
A bus is a set of wires. The elements of the computer are linked to the buses. It can transfer data from one element to another, the source element outputs data onto the bus. The destination element then inputs this information from the bus. As the complexity of a computer system improves, it becomes more effective (in methods of minimizing connections) at using buses instead of a direct connection between each pair of devices.Buses use less area on a circuit board and need less power than a huge number of direct connections. It can also need fewer pins on the ...
Read MoreInductors in Series (With and Without Mutual Inductance)
When two inductors are joined end to end i.e. finishing end of one joined to the starting end of the other and same current flows through both the inductors, then the inductors are said to be connected in series.Inductors in Series with No Mutual InductanceConsider two inductors of inductance $L_{1}$ and $L_{2}$ connected in series (see the figure). Assume that the mutual inductance between the two coils is zero. Let $L_{T}$ being the total equivalent inductance of the series connected inductors.Suppose at any instant the current is changing at the rate of di/dt. The total induced emf in the circuit ...
Read MoreStatically and Dynamically Induced EMF
Induced EMFWhen a magnetic flux linking a conductor or coil changes, an electromotive force (EMF) is induced in the conductor or coil, is known as induced EMF. Depending upon the way of bringing the change in magnetic flux, the induced EMF is of two types −Statically Induced EMFDynamically Induced EMFStatically Induced EMFWhen the conductor is stationary and the magnetic field is changing, the induced EMF in such a way is known as statically induced EMF (as in a transformer). It is so called because the EMF is induced in a conductor which is stationary. The statically induced EMF can also ...
Read More